



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

cel

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/766,471	01/29/2004	Takeshi Morita	2004_0135A	3718

513 7590 08/19/2005

WENDEROTH, LIND & PONACK, L.L.P.
2033 K STREET N. W.
SUITE 800
WASHINGTON, DC 20006-1021

EXAMINER

ORTIZ, EDGARDO

ART UNIT PAPER NUMBER

2815

DATE MAILED: 08/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/766,471

Applicant(s)

MORITA, TAKESHI

Examiner

Edgardo Ortiz

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 and 5-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 5-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

1. Claim 1 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 1 includes the limitation "*by plus-sizing of said insulating film formed on said plurality of dummy patterns*", however the term "plus-sizing" is vague and indefinite, since it fails to set the metes and bounds of the claimed invention.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 and 5-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Motoyama et al. (U.S. Patent No. 6,099,992). With regard to Claim 1, Motoyama discloses a semiconductor device comprising:

a semiconductor substrate (31) having a pattern forming region which is the region containing interconnection layers (34a, 34b, 34c) as disclosed on figure 9E and a pattern non-forming region which is the region containing dummy patterns (35a, 35b, 35c) also disclosed on figure 9E

Art Unit: 2815

a wiring pattern comprising said interconnection layers (34a, 34b, 34c) formed on said pattern forming region;

a plurality of said dummy patterns (35a, 35b, 35c) formed on said pattern non-forming region;

an insulating film (36) formed on said wiring pattern and said plurality of dummy patterns (35a, 35b, 35c) as disclosed on figure 9F;

wherein each of said plurality dummy patterns (35a, 35b, 35c) is spaced apart with a width filled by plus sizing of said insulating film (36) formed on said plurality of dummy patterns, also disclosed on figure 9F.

However, Motoyama fails to disclose the claimed dummy areas each having a same shape.

Nevertheless, However, it would have been obvious to modify the structure as disclosed by Motoyama since applicants have presented no explanation that these particular configurations of the dummy areas are significant or are anything more than one of numerous configurations a person of ordinary skill in the art would find obvious for the purpose of providing improved integration of the interconnection layers within the semiconductor device. A change in shape is generally recognizing as being within the level of ordinary skill in the art. *In re Dailey*, 149 USPQ 47 (CCPA 1976).

With regard to Claim 5, figures 9E and 9F disclose dummy pattern (35b) having a square shape, however the figures fail to disclose that each of the dummy patterns has a square shape. It would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure disclosed by Motoyama to include each of the dummy patterns has a square

Art Unit: 2815

shape, as claimed, in order to optimize the size occupied by the dummy patterns and thus optimize also the device size.

With regard to Claim 6, Motoyama discloses a lattice-like pattern that superposed on the dummy patterns to form divided and mutually separated groups of dummy patterns, thus the reference discloses the claimed dummy patterns arranged in lattice form.

With regard to Claims 7 and 20, a further difference between the claimed invention and the structure disclosed on figures 9E and 9F is, the claimed width of approximately less than $72\text{ }\mu\text{m}$ would have been obvious to one having ordinary skill in the art at the time of the invention, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). In the instant case, such a modification would be done in order to optimize the size of the device.

With regard to Claims 8 and 19, a further difference between the claimed invention and the structure disclosed on figures 9E and 9F is, the claimed dummy patterns being line patterns. It would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure disclosed by Motoyama to include the claimed dummy patterns being line patterns, as claimed, in order to optimize the size occupied by the dummy patterns and thus optimize also the device size.

With regard to Claim 9, Motoyama discloses a semiconductor device comprising:

Art Unit: 2815

a semiconductor substrate (31) having a pattern area which is the area containing interconnection layers (34a, 34b, 34c) as disclosed on figure 9E and a non-pattern area which is the area containing dummy patterns (35a, 35b, 35c) also disclosed on figure 9E

a conductor pattern comprising said interconnection layers (34a, 34b, 34c) formed on said pattern area;

a plurality of said dummy patterns (35a, 35b, 35c) formed on said non-pattern area of said semiconductor substrate (31).

With regard to Claim 10, figures 9E and 9F disclose dummy pattern (35b) having a square outline, however the figures fail to disclose that each of the dummy patterns has a square outline. It would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure disclosed by Motoyama to include each of the dummy patterns has a square outline, as claimed, in order to optimize the size occupied by the dummy patterns and thus optimize also the device size.

With regard to Claims 11-13 and 15-18, Motoyama fails to disclose the claimed shape of the dummy patterns and openings. However, it would have been obvious to modify the structure as disclosed by Motoyama since applicants have presented no explanation that these particular configurations of the dummy areas are significant or are anything more than one of numerous configurations a person of ordinary skill in the art would find obvious for the purpose of providing improved integration of the interconnection layers within the semiconductor device. A

Art Unit: 2815

change in shape is generally recognizing as being within the level of ordinary skill in the art. *In re Dailey*, 149 USPQ 47 (CCPA 1976).

With regard to Claim 14, Motoyama discloses a semiconductor device comprising:

a semiconductor substrate (31) having a pattern area which is the area containing interconnection layers (34a, 34b, 34c) as disclosed on figure 9E and a non-pattern area which is the area containing dummy patterns (35a, 35b, 35c) also disclosed on figure 9E

a conductor pattern comprising said interconnection layers (34a, 34b, 34c) formed on said pattern area;

a plurality of said dummy patterns (35a, 35b, 35c) formed on said non-pattern area of said semiconductor substrate (31).

However, Motoyama fails to disclose the claimed dummy areas each having a same shape.

However, it would have been obvious to modify the structure as disclosed by Motoyama since applicants have presented no explanation that these particular configurations of the dummy areas are significant or are anything more than one of numerous configurations a person of ordinary skill in the art would find obvious for the purpose of providing improved integration of the interconnection layers within the semiconductor device. A change in shape is generally recognizing as being within the level of ordinary skill in the art. *In re Dailey*, 149 USPQ 47 (CCPA 1976).

Art Unit: 2815

Response to Arguments


3. Applicant's arguments with respect to claims 1 and 5-20 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion


4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edgardo Ortiz whose telephone number is 571-272-1735. The examiner can normally be reached on Monday-Friday (1st Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



E.O.
A.U. 2815
8/17/05



**JEROME JACKSON
PRIMARY EXAMINER**